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Abstract—The series-resonant converter has become a very
attractive topology for solid-state transformers due to its fixed
voltage gain and soft-switching conditions when operating at the
resonance frequency. This paper presents an open-loop three-port
series-resonant converter (TP-SRC) capable of interconnecting
three dc microgrids. High efficiency power electronics is a
key enabler for the future dc distribution systems. In this
paper, efficiency optimization and rms current reduction of the
TP-SRC is achieved by a detailed analysis of the resonance
frequency and dead-time selection. The analysis is supported by
a losses modelling of the main components of the converter. In
addition, Gallium Nitride (GaN) MOSFETs are used to reduce
semiconductors’ losses. Furthermore, the resonance inductance
of the distributed resonant tank has been integrated into the
leakage inductance of the transformer and the PCB parasitic
inductances. In order to ensure a fixed resonance frequency, an
experimental resonance frequency matching methodology for the
resonant tank has been presented. Experimental results were
obtained for a 1.4 kW featuring a peak efficiency of 98.8%.
I. INTRODUCTION
State-of-the-art in electrical power conversion shows a ten-
dency towards the utilization of Solid-State transformers (SST)
as interlinking converters between dc grids [1]. Technological
advances in SST that enhance the system scalability and
dc grids flexibility in combination with improvements in
energy conversion efficiency, are key enablers to motivate
the penetration of SST into dc distribution systems. Among
the different power converter topologies implemented as SST
, the Series-Resonant converter (SRC) has been extensively
used [2–5] because of its load regulation characteristics in
open-loop together with its soft-switching conditions for wide
power ranges. Many optimization methods focusing on the
efficiency improvement of the SRC have been discussed in the
literature. Authors in [6] proposed a computer aided algorithm
with the calculated efficiency as the objective function. The
loss model was carried out for a LLC SRC with phase-
shifted modulation and results were verified on a 300 W
400 V prototype with a peak efficiency of 97.07 %. In [7]
an efficiency analysis for a two port open-loop SRC was
presented. The efficiency was optimized by utilizaing silicon-
carbide MOSFETs and a detailed design procedure based on
an accurate losses modelling, where the losses were analysed
for a fixed resonance frequency of 20 kHz. The losses model
was verified on a 10 kW SRC with a peak efficiency of
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Fig. 1. Example of application for the Three-Port Series-Resonant Converter
operating as a Solid-State Transformer to interconnect multiple dc grids.
98.61 %. In [8] losses optimization were performed for a
current-fed SRC based on 15 kV SiC MOSFETs. A fixed dead-
time strategy was adopted, incurring in partial soft-switching
conditions, so the converter design parameter was carried out
based on a trade-off between conduction losses and switching
losses. Reported efficiency on a 12 kW prototype was 97.8 %.
In this paper, an efficiency optimization for a Three-Port
Series-Resonant converter (TP-SRC) with a distributed reso-
nant tank is presented. The TP-SRC aims at interconnecting
three dc-bus, which are utilized to integrate RES, LES and
the ac grid. The system architecture diagram is presented in
Fig.1. The TP-SRC operates in open-loop at the sub-resonance
region, at a fixed switching frequency and duty cycle. The
design methodology of the TP-SRC is based on the design
equations proposed in [4], [5], where the resonant tank param-
eters are selected to ensure soft-switching under all operation
conditions. On the other hand, the SRC generally incurs into
high root-square-mean (rms) currents due to the sinusoidal
shape of the resonant current together with the magnetizing
current flowing through the inputs ports. Therefore, while the
switching losses are almost negligible, the SRC suffers from
higher conduction losses. The design procedure given in [4],
[5] have two degrees of freedom which are the switching
frequency and dead-time. The effect of these two parameters
into the converter rms currents and losses is analyzed in
this paper. To further improve the efficiency, Gallium-Nitride
(GaN) MOSFETs with very low on-state resistance are used,
decreasing dramatically the conduction losses. Furthermore,
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Fig. 2. Topology of the Three-Port Series Resonant Converter.
the leakage inductance of the resonant tank is solely imple-
mented by the leakage inductance of the transformer and the
PCB parasitics. In that way, external resonant inductors are
avoided and the converter losses are further minimized. Since
the resonant inductance is solely composed by the leakage
inductance of the transformer and the parasitic inductances,
the resonance frequency matching of the distributed resonant
tank becomes challenging. An experimental methodology for
tuning the resonant tanks at each side of the transformer at
the same resonance frequency id also presented in this study.
This paper is organized as follows: section II describes the
operation principle of the TP-SRC, where the main design
equations are provided. In section III the extended rms equa-
tions of the resonant currents are given and the losses analysis
methodology in all components is presented. In section IV,
the influence of the dead-time and switching frequency to
the rms currents and the efficiency is analyzed. In section V,
the resonance frequency matching methodology is explained.
Section VI presents the implementation procedure and the
experimental results on a 1.4 kW prototype, where a peak
efficiency of 98.8 % is demonstrated.
II. THREE-PORT SERIES-RESONANT CONVERTER
The circuit diagram of the bidirectional TP-SRC is shown in
Fig.2 and Fig.3 illustrates the main waveforms of the converter.
The SRC achieves the highest efficiency when the switching
frequency is equal or slightly below the resonance frequency
[7], which is given by the resonant inductors Lr and resonant
capacitors Cr. At this operation region the MOSFETs at the
input bridges operate with zero-voltage switching (ZVS) at the
turn-on, while the turn-off is carried out at low current and
the MOSFETs at the output bridges operate with zero-current
switching (ZCS). An additional advantage is that the SRC has
a fixed input-to-output voltage gain when is operating at the
vicinity of the resonance frequency. Due to the fixed voltage
gain and soft-switching conditions, open-loop operation of the
TP-SRC results in a very attractive solution for applications
where only load regulation is required and the dc bus voltages
are constant.
Fig. 3. Main waveforms of the Three-Port Series Resonant Converter.
The TP-SRC operates at a fixed switching frequency fsw
and MOSFETs at input ports are actively switched with a 50 %
duty cycle with a dead-time. Synchronous rectification is used
in the output ports to reduce conduction losses. In order to
prevent hindering soft-switching, synchronous rectification is
implemented at the switching frequency and with an on-time
equal to half the resonant period.
The design of the resonant tank is based on the methodology
proposed in [5], where the main requirements are (I) to provide
the minimum energy to charge/discharge the MOSFTETs’
output capacitance Coss and (II) to operate with an inductive
impedance of the resonant tank under any load condition. The
first conditions is fullfiled by selecting a magnetizing induc-
tance LM1 that provides enough peak current during the dead-
time to charge and discharge the MOSFETs’ Coss. According
to [5], to ensure ZVS the magnetizing inductance LM1 should
be lower than the maximum magnetizing inductance LM1,max
given by (1). Then, the magnetizing inductance is chosen
according to (2) to ensure that ZVS will be achieve in all ports.
As explained by the authors in [5], the minimum inductance
ratio to ensure operation with an inductive impedance, and
thereby achieve ZVS under all operating conditions, can be
calculated with (3), and therefore the condition in (4) has to
be fulfilled. Finally, the resonant capacitors are chosen with
(5).
Utilizing the design equations (1)-(5) and the design spec-
ifications from Table I, the resonant tank parameters can be
calculated. As can be observed, the design procedure contains
two main degrees of freedom, which are the resonance fre-
TABLE I
SPECIFICATIONS FOR THE TP-SRC
Parameter Value
Maximum power Pmax 1.4 kW
Port-1 voltage V1 = VLV 80 V
Port-2 voltage V2 = VMV 400 V
Port-3 voltage V3 = VHV 600 V
Turns ratio n1−3 1/7.5
Turns ratio n2−3 1/1.5
quency and the dead-time. These parameters will be selected
in order to achieve the highest efficiency.
LM1,max,S =
td
8Coss,Sfsw
LM1,max,T = n
2
1−2
td
8Coss,T fsw
LM1,max,Q = n
2
1−3
td
8Coss,Qfsw
(1)
LM1 = min{LM1,S , LM1,T , LM1,Q} (2)
kmin =
3
2
(
pi2ωrLM1Pmax
8V 21
)2
(3)
kmin 6
LM1
Lr1
kmin 6
LM1
n21−2Lr2
kmin 6
LM1
n21−3Lr3
(4)
Cr1 =
1
ω2rLr1
Cr2 =
1
ω2rLr2
Cr3 =
1
ω2rLr3
(5)
where
Coss,S : Output capacitances of MOSFETs S1-S1.
Coss,T : Output capacitances of MOSFETs T1-T4.
Coss,Q : Output capacitances of MOSFETs Q1-Q4.
fsw: Switching frequency.
fr: Resonance frequency.
ωr: angular resonance frequency given by ωr = 2pifr.
n1−2: Turns ratio from Port-1 to Port-2 given by
n1−3/n2−3.
kmin: Minimum inductance ratio.
Pmax: Maximum rated power.
III. LOSSES ANALYSIS METHODOLOGY
In order to analyse the effect of the switching frequency and
dead-time to the converter efficiency, a careful analysis of the
losses in the main components of the TP-SRC is computed
for the given specifications. To support the losses analysis the
equations to calculate the rms currents flowing through the
resonant tanks are given by (6) and (7) and the magnetizing
current at the beginning of the dead-time is given by (8).
Iri,rms = n
2
i−oVo
√
2
8
√
(Tsw − 2td)2(Tsw + 2td)
TswL2Mi
+
√
Tsw4pi2P 2i
(Tsw − 2td)n4i−oV 4o
(6)
TABLE II
SPECIFICATIONS OF THE MOSFETS USED IN THE DESIGN
Port Switches Reference V, I
Port-1 S1 − S4 GS61008P 100 V 90 A
Port-2 T1 − T4 GS66506T 650 V 22.5 A
Port-3 Q1 −Q4 GS66504B 650 V 15 A
Iro,rms =
√
2
4
Vo
√
n4i−o
L2Mi
(Tsw − 2td)3
Tsw
5pi2 − 48
12pi2
+
√
pi2
Tsw
Tsw − 2td
P 2o
V 4o
(7)
IM =
1
4
V1(Ts − 2td)
LM1
(8)
where i refers to the input port, o to the output port, td to the
dead-time, Tsw to the switching period 1/fsw and LMi to the
magnetizing inductance referred to the input port.
A. Semiconductors losses
In order to achieve highest efficiency performance of the
semiconductors, GaN MOSFETs are selected. GaN transistors
are characterized by low on resistance Rds,on and low output
capacitance Coss. The combination of low energy losses with
ZVS results in very low switching losses. In reverse conduc-
tion, GaN MOSFETs have larger voltage drop across the body
diode than Silicon MOSFETs. But when using synchronous
rectification, the current flows through the MOSFET channel,
and therefore the losses in reverse conduction are given by the
Rds,on. The MOSFETs selected are given in Table II.
The main losses of a MOSFET are divided in conduction
losses and switching losses. The conduction losses for the
input side MOSFETs Pcond,in can be calculated with (9),
where Iri,rms is calculated with (6). As the converter operates
under ZVS on the input side, turn-on losses can be neglected.
However, at the turn-off event, the current flowing through
the MOSFETs channel hardly commutates to the body diodes
of the complementary switches incurring in turn-off losses
Poff,in. The turn-off losses when switching at the vicinity
of the resonance frequency can be calculated with (10) [9],
where IM is the magnetizing current at the turn-off event.
Synchronous rectification is used at the output side MOS-
FETs. Because of the fixed switching frequency and fixed duty
cycle operation, the output MOSFETs turn-on and turn-off
events can be adjusted to avoid current circulation through the
body diode by fixing the on-time below half the resonance
period. Therefore, the conduction losses of a MOSFET at
the output side Pcond,out can be calculated with (11). As the
converter operates in the vicinity of the resonance frequency
ZCS on the output side is always achieved, and thus, the
switching losses can be neglected.
Pcond,in =
Rds,onI
2
ri,rms
2
(9)
Poff,in =
1
6
(
VdsIM − Coss Vds
toff
)
tofffs (10)
Pcond,out =
Rds,onI
2
ro,rms
2
(11)
B. Transformer losses
The transformer design has been carried out to optimize
its losses through the design methodology explained below.
The design procedure have two degrees of freedom, which are
the core size and the flux density. The cores considered for
the design are (I) ETD 49/25/16, (II) ETD 54/28/19 and (III)
ETD 59/31/22. The transformer has been designed through
a loop where the peak flux density βmax has been swept
from 50 mT to 300 mT. To reduce the complexity of the
comparative analysis single wire gauge has been considered
and an interleaved arrangement of the transformer windings
is assumed. The wire gauge is selected at the skin depth δ
as given by (12) to reduce the skin effect, and the number of
strands is calculated to meet the power requirements. Then,
the number of turns is calculated for the flux density selected.
Based on the design specifications, the maximum flux linkage
occurs at Port-3, where V3 = 600 V and thus, the number of
turns is calculated according to (13). To adjust the inductance
of the transformer to the desired magnetizing inductance, given
by (2), the air-gap length is calculated with (14). Subsequently
the implementation viability is verified by comparing the
window area of the core with the required area by the design.
If the design is successful the winding and core losses are
calculated, otherwise the peak flux density is increased and
the transformer is redesigned. When the peak density reaches
the maximum, a larger core size is chosen.
δ =
7.5√
fsw
(cm) (12)
N3 =
V3
4fswAcβmax
(13)
lg =
η0N
2
3Ac
n21−3LM1
(14)
where
N3: Number of turns of the transformer at Port-3.
Ac: Cross-sectional area of the transformer core.
η0: Permeability of free space η0 = 4pi · 10−7Hm−1.
The dc winding resistance is calculated with (15) and
Dowell’s equations [10] are used to estimate the ac resistance
(16). The copper loss of the transformer can be calculated
with (17), where the rms currents at the transformer windings
are calculated with (6) or (7) whether the port behaves as an
input or an output. Finally, the core losses are estimated using
Steinmetz equation (18).
Rdc =
ρcuNtrMLT
AAWG
(15)
Rac
Rdc
=
∆
2
[
sinh ∆ + sin ∆
cosh ∆− cos ∆ + (2m− 1)
2 sinh ∆− sin ∆
cosh ∆ + cos ∆
]
(16)
PTR,W = Rac1I
2
r1,rms +Rac2I
2
r2,rms +Rac3I
2
r3,rms (17)
PTR,C = Kf
α
swβ
β
c (18)
∆: h/δ.
h: Conductor height
m: Number of layers. m = 1 for interleaved multilayer
windings.
ρcu: Resistivity of the copper. ρcu = 1.72× 10−8Ωm @
20 ◦C.
MLT : Core mean-length-turn.
AAWG: Wire cross-sectional area.
K, α, β: Core material parameters provided by the manu-
facturer. For N87 material K = 3.73 ·10−7, α = 2.1
and β = 2.48.
The total transformer losses are calculated with (19) and to
ensure transformer operation under a safe temperature range,
the condition in (20) should be satisfied.
PTR = PTR,W + PTR,C (19)
PTR 6
Tmax − Tamb
Trc
(20)
where Tmax is the maximum safe-operating temperature of the
transformer core, Tamb is the ambient temperature and Trc the
core thermal resistance given by the manufacturer.
C. Resonant capacitor
The losses at the capacitor are due to the equivalent series
resistance (ESR) which is given by the resonance frequency,
the capacitance and the dissipation factor tan δ as shown
in (21). To optimize the losses at the resonance capacitor,
Polyphenylene sulfide (PPS) and Polypropylene (PP) film
capacitors have been utilized due to their low dissipation
factor. In addition, the temperature and frequency dependence
of the electrical parameters in PP and PPS film capacitors
are also low compared to their counterparts. To have a more
accurate estimation of the losses at the resonant capacitor, a
database containing a linearised function of tan δ in terms of
frequency for different capacitors have been included in the
calculation. Once the ESR has been estimated, the losses at
the resonant capacitors are calculated with (22), where the rms
currents are calculated with (6) or (7) whether the port behaves
as input or output.
ESR =
tan δ
2pifrCr
(21)
PCr = ESR1I
2
r1,rms + ESR2I
2
r2,rms
+ESR3I
2
r3,rms
(22)
IV. RMS CURRENTS AND EFFICIENCY ANALYSIS
A. Switching frequency analysis
By following the design procedure given in Section II,
with equations (1)-(4) soft-switching conditions are always
achieved and thus, MOSFETs’ turn-on losses are almost
negligible. This indicates that potentially higher switching
frequency is achievable. The rms currents in terms of switching
frequency have been calculated for different dead-times using
(1)-(8). Results are depicted in Fig.4. The rms currents are
given in per-unit, where the base unit is the dc current at
the input or output port. The base relationships at the input
port are not the same for different power levels due to the
magnetizing current, which is not load-dependent. Conversely,
at the output side the per-unit rms current do not differ for
different power levels. It can be observed that for a fixed td,
increasing the switching frequency can lead to an increase of
the rms current, and thus, the MOSFETs’ conduction losses
can increase accordingly.
On the other hand, increasing the switching frequency
allows the use of smaller passive components, including the
resonant tank parameters. The maximum resonant inductance
allowed to operate the TP-SRC with an inductive impedance
and the corresponding resonance capacitance have been calcu-
lated using (1)-(5) for different td and fsw. Results are given
in Fig.5. As expected, by increasing the switching frequency
the maximum resonant inductance Lr decreases. This can
increase the design complexity of the converter, since the
maximum Lr allowed by the design might drop down below
the total series inductance, which is mainly composed by
the leakage inductance of the transformer together with the
parasitic inductances of the PCB. Consequently, the resonant
converter would fall into the capacitive operating region and
soft-switching would be hindered [4], [5].
B. Dead-time analysis
For a given switching frequency the rms currents have
been calculated with different combinations of td and LM at
different power levels using (1)- (8). Results obtained are given
in Fig. 9. Small td implies smaller LM which results in larger
circulating current hence larger conduction losses. At the same
time, large td causes a reduction of the effective duty cycle,
and thus larger rms currents are required to transfer the same
power from input side to output side.
For different power levels the optimal combination of td and
LM1 that gives the lowest rms currents differs, and therefore
the optimal design for the entire power range can not be
accomplished. For a design where the rms current should be
minimized for all load conditions, a normal distribution of the
optimal td for each power level can be utilized as illustrated
in Fig.7.
C. Efficiency analysis
First, the overall efficiency of the TP-SRC has been calcu-
lated in terms of switching frequency and resonant components
size. The efficiency calculation has been carried out following
the losses analysis depicted in Section II. At this stage, the
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resonant inductance is an unknown parameter, since it is
composed by the leakage inductance of the transformer and the
parasitic inductances of the PCB. For that reason, the resonant
inductor parameter has been swept from a minimum to max-
imum value of Lr,HV = 100 nH..30 µH in the computational
algorithm. The efficiency has been calculated for the lowest
conduction losses by selecting the dead-time that results in
the lowest rms current for each switching frequency. Results
obtained are given in Fig.10. Taking into account the results
obtained for 50 % load and rated load, a potential switching
frequency between 100 kHz to 150 kHz would give the highest
efficiency with the smallest resonant capacitor.
As previously discussed, the optimal combination of td
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and LM that incurs in the smallest rms current changes for
different power levels. For that reason, the effect of td to the
overall efficiency is also analysed. Fig.9 shows the theoretical
efficiency in terms of td and input power for a given switching
frequency.
V. RESONANCE FREQUENCY MATCHING
The TP-SRC presented in this paper utilizes the leakage
inductance of the transformer and the PCB parasitic induc-
tances as the inductive component of the resonant tank. Con-
sequently, the total resonant inductance seen from each port
is unpredictable, which complicates the resonance frequency
matching. The TP-SRC can still operate at a fixed switching
frequency, even if the resonant frequency at each port is not
the same. However, in some operating modes, the resonance
frequency would be further away from the switching frequency
and thus, the converter would not be operating at its optimal
operating region from the efficiency point of view. The process
implemented to carry out the resonance frequency matching
is described below.
From the transformer leakage inductance, the theoretical
values of the resonant capacitors at each port are calculated
with (5) for the selected resonance frequency. Once the
resonant capacitors are mounted on the PCB, the resonance
frequency has to be retuned to compensate for the parasitic
inductances. Firstly, the resonance frequency at one side of the
transformer is found by short-circuiting the resonant capacitors
at the other two sides and measuring the voltage gain after
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the resonance capacitor, as shown in Fig.10a. In that way, the
resonance frequency obtained freq1 from the gain measured
is only due to the capacitor at the input side and the overall
resonance inductance of the resonant tank Leq1 as shown in
Fig.10b. Then, from fr,eq1 and Cr1, the equivalent resonance
inductance Leq1 can be calculated as given in (23). The
measurement is repeated for the other two ports to calculate
the equivalent inductances Leq2 and Leq3. Subsequently, the
n1-2
Cr1 Llk1
n1-3
LPCB
Lr1
Cr2
Llk2 LPCB
Lr2
Cr2
Llk3 LPCB
Lr3
Gain [dB]
SC
SC
(a)
Cr1 Leq1
Gain [dB]
(b)
0
10
20
30
40
100 140 180 0
40
80
120
180
Ga
in 
[dB
]
Frequency [kHz]
Phase [deg]
freq1 =
 153 kHz
(c)
Fig. 10. Resonance frequency matching methodology. (a) Measurement set-
up for Port-1: the gain after the resonant capacitor is measured with a Bode
analyser. (b) Equivalent circuit of the measurement set-up, where Leq1 is the
overall resonant inductance seen from Port-1. (c) Measured bode plot and
equivalent resonance frequency due to Cr1 and Leq1.
resonance inductances Lr1, Lr2 and Lr3 can be calculated
by solving the system given in (24). Finally, the resonant
capacitors are recalculated to match the desired resonance
frequency using (5).
Leq1 =
1
(2pifr,eq1)2Cr1
Leq2 =
1
(2pifr,eq2)2Cr2
Leq3 =
1
(2pifr,eq3)2Cr3
(23)
Leq1 = Lr1 +
(
1
n212Lr2
+
1
n213Lr3
)−1
Leq2 = Lr2 +
(
n212
Lr1
+
1
n223Lr3
)−1
Leq1 = Lr1 +
(
n213
Lr1
+
n223
Lr2
)−1 (24)
VI. IMPLEMENTATION OF THE CONVERTER PROTOTYPE
AND EXPERIMENTAL RESULTS
The TP-SRC prototype was designed for the specifications
given in Table I with the GaN MOSFETs specified in Table
II. A picture of the prototype is shown in Fig.11. According
to the efficiency analysis, the ideal resonance frequency was
selected at 140 kHz and the three-winding transformer was
constructed following the design analysis presented in section
II.B for the selected frequency. The transformer was evaluated
with an impedance analyser and the main parameters were
extracted. The physical implementation of the transformer and
the measured parameters are given in Table III. The reso-
nant capacitors were calculated with the resonance frequency
matching methodology given in section V. The resonant tank
parameters are given in Table IV. The switching frequency
Cr1
Cr2
Cr3
S1-4
T1-4
Q1-4
DSP Transformer
TOP VIEW SIDE VIEW
Fig. 11. Picture of the prototype.
TABLE III
TRANSFORMER SPECIFICATIONS
Core No. of turns Wire Rdc LM
ETD N1 = 6 120 x AWG26 2 mΩ 32.9 µH
59/31/22 N2 = 26 20 x AWG26 38 mΩ 817 µH
N3 = 39 20 x AWG26 65 mΩ 1.88 mH
was selected at 133 kHz, which is 7 kHz below the resonance
frequency, in order to add some safety margin and ensure soft-
switching operation. The dead-time utilized was 220 ns, which
gives a high efficiency performance for the entire power range
according to the analysis carried out in Section V.
A. Experimental results
The experimental results were obtained with the converter
operating in stead-state in dual-output mode with Port-1
(V1 = 80 V) as the input port. The main waveforms obtained
are shown in Fig.12. In Fig.12a the resonant currents at the
input side (Ir1) and output side (Ir2 and Ir3) are presented.
It can be observed that the resonance cycle ends before the
switching event, where the input side switches turn-off and
the dead-time interval begins. The output side currents Ir2
and Ir3 become zero before the turn-off event, and therefore
the MOSFETs at the output sides operate in ZCS. Fig.12b
shows the drain-source voltage and gate source voltage on the
MOSFET S4 at the input side and the resonant current Ir1.
In Fig.12b ZVS operation and turn-off event with low current
IM can be verified.
The efficiency curve in function of the output power is
shown in Fig.13, while the theoretical losses distribution is
presented in Fig.14. The efficiency was measured in dual-
output operation with an equal power sharing among output
ports. A peak efficiency of 98.8 % was measured at 800 W,
while at rated load an efficiency of 98.15 % was measured.
From the losses distribution given in Fig.14, it can be observed
TABLE IV
RESONANT TANK PARAMETERS
Cr1 Cr2 Cr3 Lr1 Lr2 Lr3
8 µF 1.88 µF 910 nF 161.5 nH 687.4 nH 1.42 µH
Ir2 [2A/div]
2 µs/div
Ir3 [1A/div]
Ir1 [20A/div]
End of resonance Dead-time
(a)
Ir1  [20A/div]
VGS,S4 
[2V/div]
2 µs/div
VDS,S4 
[50V/div]
Turn-on
ZVSIM
(b)
Fig. 12. Experimental results obtained in steady-state at 1.2 kW in dual-
output mode with Port-1 (V1 = 80 V) operating as input. (a) Tank circuit
currents, (b) Tank current at input side, drain-source voltage and gate-source
voltage of MOSFET S4.
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Fig. 13. Efficiency results in dual-output mode with Port-1 (V1 = 80 V)
operating as input.
that the MOSFETs at the input side are responsible of 65 % of
the total losses, while the MOSFETs at both output sides are
responsible for only 5 % of the losses. Such a large difference
between the losses at the input side and the output side is due
to the relatively large on-resistance of the MOSFETs at Port-
1 compared to the other two MOSFETs. In order to decrease
the conduction losses at Port-1, GaN MOSFETs with larger
current rating should be selected.
VII. CONCLUSION
The multi port series resonant converter in open-loop op-
eration is a promising topology to be used as a dc-dc statge
of SST to interconnect multiple dc grids. In dc distribution
systems for distributed energy sources, high efficiency power
electronics are highly desired. In this paper, the losses analysis
of the main components of TP-SRC has been presented. Then,
the effect of the dead-time and resonance frequency to the
rms currents and converter losses have been analysed and
discussed. To further improve the converter efficiency, GaN
MOSFETs with very low output capacitance and on-resistance
were used. The resonance inductances of the resonant tank
Input side 
Mosfets65%
15%
15%
5%Output side 
Mosfets
Resonant 
capacitors
Transformer
Fig. 14. Losses distribution on the main components of the converter at
1.4 kW.
were integrated into the leakage inductance of the transformer
and the PCB parasitic inductances. Because of the fixed
switching frequency operation, a resonance frequency match-
ing among the resonant tanks at each side of the transformer is
required to operate the TP-SRC at its efficiency-wise optimal
operating region. Therefore, a resonance frequency matching
methodology was also presented in this paper. Finally, exper-
imental results were provided for a 1.4 kW prototype. The
proposed TP-SRC obtained a peak efficiency of 98.8 %.
REFERENCES
[1] X. She, A.Q. Huang and R. Burgos Review of Solid-State Transformer
Technologies and Their Application in Power Distribution Systems,
IEEE, Journal of Emerging and Selected Topics in Power Electronics,
Vol. 1, No.3, pp. 186-198, September 2013.
[2] J.H. Jung, H.S. Kim, M.H. Ryu and J.W. Baek Design Methodology of
Bidirectional CLLC Resonant Converter for High-Frequency Isolation of
DC Distribution Systems, IEEE, Trans. Power Electron., Vol. 28, No.4,
pp. 1741-1755, April 2013.
[3] J. Hunag, J. Xiao, C. Wen, P. Wang and A. Zhang Implementation of
Bidirectional Resonant DC Transformer in Hybrid AC/DC Micro-grid,
IEEE, Trans. IEEE Trans. Smart Grid ( Early Access 2018).
[4] K.T. Manez, Z. Zhang and Z.Ouyang Unregulated Series Resonant
Converter for Interlinking DC Nanogrids, IEEE 12th International
Conference on Power Electronics and Drive Systems (PEDS), 2017,
pp.647-654.
[5] K.T. Manez, Z. Zhang and Z.Ouyang Multi-port isolated LLC resonant
converter for distributed energy generation with energy storage, IEEE
Energy Conversion Congress and Exposition (ECCE), 2017, pp.2219-
2226.
[6] R. Yu, G.K.Y. Ho, B.M.H. Pong, B.W.K. Ling and J. Lam, Computer-
Aided Design and Optimization of High-Efficiency LLC Series Resonant
Converter, IEEE, Trans. Power Electron., Vol. 27, No. 7, pp. 3243-3256,
July 2012.
[7] L. Ferreira, G. Buticchi and M. Liserre, Highly Efficient and Reliable
SiC-Based DCDC Converter for Smart Transformer, IEEE, Trans. Ind.
Electron., Vol. 64, No. 10, pp. 8283-8392, October 2017.
[8] Q. Zhu, L. Wang, A. Huang, K. Booth and L. Zhang 7.2 kV Single Stage
Solid State Transformer Based on Current Fed Series Resonant Converter
and 15 kV SiC MOSFETs, IEEE, Trans. Power. Electron., Year 2018
(Early Access).
[9] J.Y. Lee, Y.S. Jeong and B.M. Han An Isolated DC/DC Converter Using
High-Frequency Unregulated LLC Resonant Converter for Fuel Cell
Applications, IEEE, Trans. Ind. Electron., Vol. 58, No.7, pp. 2926-
2934, July 2011.
[10] P. L. Dowell Effects of eddy currents in transformer winding, Proc.
of the Institution of Electrical Engineers., Vol. 113, No.8, pp. 13871394,
1966.
